maikmerten / riscv-tomthumb

A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning
MIT License
32 stars 6 forks source link

Trap #2

Closed maikmerten closed 8 years ago

maikmerten commented 8 years ago

merge trap support to master