Open mattvenn opened 2 years ago
in case something goes wrong with managment core
How would that work?
shift register with clock, data & reset on external pins logic analyser can override output active enable limited to 1 at once
in case something goes wrong with managment core