search

mbaykenar / mpw7_yonga_soc

Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C
Apache License 2.0
15 stars 2 forks source link

LVS failure for design axi_node_intf_wrap #2

Open vijayank88 opened 1 year ago

vijayank88 commented 1 year ago

@mbaykenar Have you faced any LVS issue during flow run?

Got LVS error while running:

(no matching pin)                          |s02_aw_user                                
(no matching pin)                          |]                                          
(no matching pin)                          |s02_b_user                                 
(no matching pin)                          |]                                          
(no matching pin)                          |s02_r_user                                 
(no matching pin)                          |]                                          
(no matching pin)                          |s02_w_user                                 
m00_ar_user[-1]                            |(no matching pin)                          
m00_ar_user[0]                             |(no matching pin)                          
m00_aw_user[-1]                            |(no matching pin)                          
m00_aw_user[0]                             |(no matching pin)                          
m00_b_user[-1]                             |(no matching pin)                          
m00_b_user[0]                              |(no matching pin)                          
m00_r_user[-1]                             |(no matching pin)                          
m00_r_user[0]                              |(no matching pin)
vijayank88 commented 1 year ago

In netlist negative index captured.

 output [-1:0] m00_ar_user;
  wire [-1:0] m00_ar_user;

Similar error for few more nets. Is parameter declared properly in source RTL?

mbaykenar commented 1 year ago

@vijayank88

I got LVS issues during the process for VCCD1 nets but not related to the negative indexes. After I cleared out issues related to vccd1 which were due to wrong config parameters, LVS passed with these issues. Finally the flow finished successfully and pre-checks passed also in efabless server.