mbits-mirafra / axi4_avip

MIT License
23 stars 25 forks source link

Features of the AXI4 Lite #101

Open Gopalsuthar2308 opened 9 months ago

Gopalsuthar2308 commented 9 months ago

Here we'll explore all the features of the axi4-lite like what we are implementing and all the other features we are covering.

mahadevaswamy05 commented 9 months ago
  1. Simple Handshaking Mechanism using the valid and ready signal. (using the valid and ready signal we need to think about the across the channels)
  2. Blocking and nonblocking Transfers
  3. Outstanding transfer. (How many outstanding transfers will be supported depends on the Memory and address)
  4. Parallel write and read transfer.
  5. Parallel connecting between the Address channel and Data channel.
  6. Data can be sent before an Address and during the Address, or Maybe a little later than the Address.
  7. No id’s concepts. [ We can’t have the 2 data then will not know which data belongs to whom]
  8. It requires a fixed Data bus width either 32-bit or 64-bits.
  9. The EXOKAY response is not supported on the read data and write response channels
  10. Master will do the write strobe but slave can choose the take it or not. Slave can ignore the write strobe or detect the write strobe.