search

mit-plv / kami

A Platform for High-Level Parametric Hardware Specification and its Modular Verification
https://plv.csail.mit.edu/kami/
MIT License
142 stars 24 forks source link

Generate standard VHDL/Verilog? #4

Closed trayres closed 6 years ago

trayres commented 6 years ago

Is there a way to get Kami to generate standard VHDL/Verilog?

vmurali commented 6 years ago

There's a compiler from Kami to Verilog. But the compiler in the version in github.com/mit-plv/kami is not supported/maintained.

The second version of Kami (https://github.com/sifive/Kami) has the compiler too, and it is being maintained. The DSL/Semantics of Kami version 2 are not backward compatible with the first version of Kami, but they are pretty close, both in terms of syntax and the semantics.

On Fri, Aug 10, 2018 at 3:10 PM, trayres notifications@github.com wrote:

Is there a way to get Kami to generate standard VHDL/Verilog?

— You are receiving this because you are subscribed to this thread. Reply to this email directly, view it on GitHub https://github.com/mit-plv/kami/issues/4, or mute the thread https://github.com/notifications/unsubscribe-auth/AAOaRcEtB6x7fgKd70L9H0v9vPTrrChOks5uPgTDgaJpZM4V44HI .

trayres commented 6 years ago

Thank you very much! Can't wait to try it out.