search

mithro / valentyusb

USB Full-Speed core written in migen/LiteX
BSD 3-Clause "New" or "Revised" License
17 stars 3 forks source link

Finish writing the ptr based memory buffer CPU interface #6

Open mithro opened 5 years ago

mithro commented 5 years ago

This provides a much nicer interface for the CPU, and allows a lot less memory usage.

See https://github.com/mithro/valentyusb/blob/493ab024423a1368bc34fee735460a1ee9ba945a/valentyusb/old_usbcore.py#L1040-L1163

mithro commented 5 years ago

@xobs is currently working on this....