mortbopet / VSRTL

Visual Simulation of Register Transfer Logic
MIT License
87 stars 17 forks source link

Implement register output value editing through netlist #20

Closed mortbopet closed 5 years ago

mortbopet commented 5 years ago

Between clock events, the state of the circuit should be modified, as in, register output values.

This task consists of: