Create logic gate unit test

mortbopet / VSRTL

Visual Simulation of Register Transfer Logic

MIT License

87 stars 17 forks source link

Create logic gate unit test #31

Open mortbopet opened 5 years ago

mortbopet commented 5 years ago

Unit test(s) should be added to assure the functionality of the vsrtl::core logic gates. Unit test should involve both logic gates of width 1 (boolean), as well as logic gates with wider inputs.