search

nbstrong / nand_avalon

NAND Controller (ONFI compliant)
GNU Lesser General Public License v2.1
3 stars 0 forks source link

RHW Violation #9

Open nbstrong opened 2 years ago

nbstrong commented 2 years ago

There are no checks in the hardware for violating RHW.

After a read enable high, the controller should wait at least 200 ns before asserting write enable low.

This can be reproduced in simulation by reading the id and then reading parameter page.

nbstrong commented 2 years ago

This has been bypassed by adding a wait in testbench and software.

A hardware fix should be done, though.