Wrap EtherCAT Utility VIs in Sub VIs to become stand-alone applications

[Karl-G1]

• [x] This contribution adheres to CONTRIBUTING.md.

What does this Pull Request accomplish?

This is the first (small) step to fixing the following Action VIs for 64-bit deployments:

• FPGA - Download (ECAT).vi
  • Also called by FPGA - Select Bitfile (ECAT).vi
• FPGA - Revert (ECAT).vi
  • Also called by FPGA - Clear.vi

The next two steps of work to make these VIs un-broken for VS 2021:

• Remove the IOV dependency inside of System Explorer\Utility\Target Communication\Host - Find Slave Path.vi
• Build the new Applications Sub VIs into .EXE's and call them in the Action VIs instead of the VIs themselves

Also, re-enable inclusion of Action VIs\FPGA - Select Bitfile (Local).vi as it was fixed by #180. The ECAT Sub VIs it was missing in 2021 64-bit are now in the repo.

Why should this Pull Request be merged?

Small, easily reviewable PR before making larger changes to the type defs contained inside Host - Find Slave Path.vi

What testing has been done?

Built Configuration build spec

[niveristand-diff-bot]

Bleep bloop!

LabVIEW Diff Robot here with some diffs served up hot for your pull request.

Notice something funny? Help fix me on my GitHub repo.

FPGA - Download (ECAT).vi.png

.vi.png)

FPGA - Revert (ECAT).vi.png

.vi.png)

SEECD System Explorer.lvlib--Check and Download Bitfile.vi.png


SEECD System Explorer.lvlib--FPGA - Select Bitfile (Local).vi.png

.vi.png)

SEECD System Explorer.lvlib--Revert to Scan Mode.vi.png


[niveristand-diff-bot]

Bleep bloop!

LabVIEW Diff Robot here with some diffs served up hot for your pull request.

Notice something funny? Help fix me on my GitHub repo.

FPGA - Download (ECAT).vi.png

.vi.png)

FPGA - Revert (ECAT).vi.png

.vi.png)

SEECD System Explorer.lvlib--Check and Download Bitfile.vi.png


SEECD System Explorer.lvlib--FPGA - Select Bitfile (Local).vi.png

.vi.png)

SEECD System Explorer.lvlib--Revert to Scan Mode.vi.png