search

ni / niveristand-scan-engine-ethercat-custom-device

Provides NI Scan Engine, EtherCAT and Remote IO support for NI VeriStand
MIT License
16 stars 22 forks source link

Remove FPGA dependent files when changing bitfiles #203

Closed Karl-G1 closed 2 years ago

Karl-G1 commented 2 years ago

What does this Pull Request accomplish?

Remove the previously-configured FPGA bitfile from the dependent files in the System Definition when changing bitfiles for local chassis.

Why should this Pull Request be merged?

Fix #201

What testing has been done?

Tested this change in System Explorer built locally for 2019 R3

niveristand-diff-bot commented 2 years ago

Bleep bloop!

LabVIEW Diff Robot here with some diffs served up hot for your pull request.

Notice something funny? Help fix me on my GitHub repo.

SEECD System Explorer.lvlib--FPGA - Select Bitfile (Local).vi.png ![capture](https://raw.githubusercontent.com/niveristand-diff-bot/diff-images/master/NI/niveristand-scan-engine-ethercat-custom-device/PR-203/2022-03-16/16%3A44%3A09/SEECD%20System%20Explorer.lvlib--FPGA%20-%20Select%20Bitfile%20(Local).vi.png)
niveristand-diff-bot commented 2 years ago

Bleep bloop!

LabVIEW Diff Robot here with some diffs served up hot for your pull request.

Notice something funny? Help fix me on my GitHub repo.

SEECD System Explorer.lvlib--FPGA - Select Bitfile (Local).vi.png ![capture](https://raw.githubusercontent.com/niveristand-diff-bot/diff-images/master/NI/niveristand-scan-engine-ethercat-custom-device/PR-203/2022-03-17/08%3A44%3A02/SEECD%20System%20Explorer.lvlib--FPGA%20-%20Select%20Bitfile%20(Local).vi.png)
niveristand-diff-bot commented 2 years ago

Bleep bloop!

LabVIEW Diff Robot here with some diffs served up hot for your pull request.

Notice something funny? Help fix me on my GitHub repo.

SEECD System Explorer.lvlib--FPGA - Select Bitfile (Local).vi.png ![capture](https://raw.githubusercontent.com/niveristand-diff-bot/diff-images/master/NI/niveristand-scan-engine-ethercat-custom-device/PR-203/2022-03-17/12%3A12%3A26/SEECD%20System%20Explorer.lvlib--FPGA%20-%20Select%20Bitfile%20(Local).vi.png)