Update cortex-m-semihosting requirement from 0.3.5 to 0.5.0 in /examples/rtic-demo

[dependabot[bot]]

Updates the requirements on cortex-m-semihosting to permit the latest version.

Changelog

Sourced from cortex-m-semihosting's changelog.

[v0.5.0] - 2018-05-11

Added

• DebugMonitor and SecureFault variants to the Exception enumeration.

• An optional "inline-asm" feature

Changed

• [breaking-change] This crate now requires arm-none-eabi-gcc to be installed and available in $PATH when built with the "inline-asm" feature disabled (which is disabled by default).

• [breaking-change] The register::{apsr,lr,pc} modules are now behind the "inline-asm" feature.

• [breaking-change] Some variants of the Exception enumeration are no longer available on thumbv6m-none-eabi. See API docs for details.

• [breaking-change] Several of the variants of the Exception enumeration have been renamed to match the CMSIS specification.

• [breaking-change] fixed typo in shcrs field of scb::RegisterBlock; it was previously named shpcrs.

• [breaking-change] removed several fields from scb::RegisterBlock on ARMv6-M. These registers are not available on that sub-architecture.

• [breaking-change] changed the type of scb::RegisterBlock.shpr from RW<u8> to RW<u32> on ARMv6-M. These registers are word accessible only on that sub-architecture.

• [breaking-change] renamed the mmar field of scb::RegisterBlock to mmfar to match the CMSIS name.

• [breaking-change] removed the iabr field from scb::RegisterBlock on ARMv6-M. This register is not available on that sub-architecture.

• [breaking-change] removed several fields from cpuid::RegisterBlock on ARMv6-M. These registers are not available on that sub-architecture.

Removed

• [breaking-change] The exception module has been removed. A replacement for Exception::active can be found in SCB::vect_active. A modified version exception::Exception can be found in the peripheral::scb module.

[v0.4.3] - 2018-01-25

Changed

• The initial value of a singleton! no longer needs to be evaluable in const context; it can now

... (truncated)

Commits

• a448e91 v0.5.0
• e3217ad Merge #88
• 05bbc3b always list all the peripherals in Peripherals
• 550f949 fix build for ARMv7E-M + "inline-asm"
• 7d51707 simplify #[cfg]s
• 2cd6092 ARMv6-M: remove fields that are not available from cpuid::RegisterBlock
• 17bd0c8 fix x86_64 tests
• c290aa4 ARMv6-M: remove fields that are not available from NVIC and SCB
• 716398c fix build on ARMv6-M
• 1d68643 fix build on ARMv7E-M
• Additional commits viewable in compare view

Dependabot will resolve any conflicts with this PR as long as you don't alter it yourself. You can also trigger a rebase manually by commenting @dependabot rebase.

---

Dependabot commands and options

You can trigger Dependabot actions by commenting on this PR: - `@dependabot rebase` will rebase this PR - `@dependabot recreate` will recreate this PR, overwriting any edits that have been made to it - `@dependabot merge` will merge this PR after your CI passes on it - `@dependabot squash and merge` will squash and merge this PR after your CI passes on it - `@dependabot cancel merge` will cancel a previously requested merge and block automerging - `@dependabot reopen` will reopen this PR if it is closed - `@dependabot close` will close this PR and stop Dependabot recreating it. You can achieve the same result by closing it manually - `@dependabot show ignore conditions` will show all of the ignore conditions of the specified dependency - `@dependabot ignore this major version` will close this PR and stop Dependabot creating any more for this major version (unless you reopen the PR or upgrade to it yourself) - `@dependabot ignore this minor version` will close this PR and stop Dependabot creating any more for this minor version (unless you reopen the PR or upgrade to it yourself) - `@dependabot ignore this dependency` will close this PR and stop Dependabot creating any more for this dependency (unless you reopen the PR or upgrade to it yourself)