search

ogarnica / TFG2020-21_RISC-V

Proyecto desarrollo chip RISC-V en tecnología STMicroelectronics
1 stars 1 forks source link

Insertar IO pads post-synthesis #35

Closed ogarnica closed 3 years ago

ogarnica commented 3 years ago

Una vez este script esté resuelto podemos reusar las ideas para el script de mmcells.

AndreaPCalvin commented 3 years ago

Scripts de ejemplo (modificar nets conectadas a pines): https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000006DdQ3UAK&pageName=ArticleContent

Script to insert a buffer at a net, pin, or port: https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000006Aia3UAC&pageName=ArticleContent

Es el manual (apartado Example 4-6 Attributes to Annotate DFT Pin Functionl): https://support.cadence.com/apex/techpubDocViewerPage?xmlName=genus_dftuser.xml&title=Genus%20Design%20for%20Test%20Guide%20--%20Setting%20Up%20for%20DFT%20Rule%20Checking%20-%20Requirements%20for%20Tracing%20through%20the%20Pad%20Logic&hash=pgfId-1091533&c_version=20.1&path=genus_dftuser/genus_dftuser20.1/setup.html#pgfId-1091533