Support DUH for describing cores

olofk / fusesoc

Package manager and build abstraction tool for FPGA/ASIC development

BSD 2-Clause "Simplified" License

1.16k stars 241 forks source link

Support DUH for describing cores #304

Open mithro opened 4 years ago

mithro commented 4 years ago

@SiFive and @drom have created a thing called DUH. This format describes things like wishbone busses and stuff.

This seems like a good thing to integrate with FuseSoC. It would be awesome if FuseSoC ran the DUH Bus Inference tool over FuseSoC cores and see what it produces.

Important parts;

https://github.com/sifive/duh-bus - DUH Bus definitions
https://github.com/sifive/duhportinf - DUH Bus Inference.
https://github.com/sifive/duh-ipxact - IP-XACT import / export

drom commented 4 years ago

It seems like a legit idea @mithro. I can provide some help on the DUH side. @olofk ?