search

olofk / serv

SERV - The SErial RISC-V CPU
ISC License
1.37k stars 178 forks source link

Vars modelsim #63

Closed zeeshanrafique23 closed 2 years ago

zeeshanrafique23 commented 2 years ago

Update the files to fix issue #62 .

Modelsim tends to get quite angry when it sees a variable that is not declared.

serv_decode.v: "op_or_opimm"
serv_immdec.v: "signbit"
serv_top.v: "dbus_rdt"
olofk commented 2 years ago

Whoops. Forgot to merge this one. Thanks!