This sample is an FPGA tutorial that demonstrates how to use task sequences to achieve asynchronous parallelism within kernel. This task sequences implementation uses inter-kernel pipes to pass data between loops and applies task sequences to schedule loops to run concurrently. The naive implementation uses arrays to pass data between loops and each loop are scheduled to run sequentially.
Checklist
Administrative
[X] Review sample design with the appropriate Domain Expert: <Yohann Uguen @yuguen-intel>
[ ] If you have any new dependencies/binaries, inform the oneAPI Code Samples Project Manager
Adding a New Sample(s)
Description
This sample is an FPGA tutorial that demonstrates how to use task sequences to achieve asynchronous parallelism within kernel. This task sequences implementation uses inter-kernel pipes to pass data between loops and applies task sequences to schedule loops to run concurrently. The naive implementation uses arrays to pass data between loops and each loop are scheduled to run sequentially.
Checklist
Administrative
Code Development
Security and Legal
Review