FPGA: Remove the `ghdl` option in the simulator compile options for the `gzip` design

[yuguen-intel]

This ghdl option makes the simulator log all of the signals values. For a large design such as gzip, this led to a large increase in run time. This change removes such option on the gzip design. The simulator flow still tests the generated RTL, but won't log all signals.