If N polarity pin is used as single clock BUFG, nextpnr gives error ERROR: Invalid global constant node 'INT_L_X0Y109/VCC_WIRE'

openXC7 / nextpnr-xilinx

Experimental flows using nextpnr for Xilinx devices

ISC License

39 stars 14 forks source link

Open mirekez opened 3 months ago

mirekez commented 3 months ago

Vivado gives error: [DRC PLIO-9] Placement Constraints Check for IO constraints: A clock source clock has been LOCed to a N-Type CCIO :