search

openhwgroup / corev-binutils-gdb

GNU General Public License v2.0
9 stars 26 forks source link

Update naming for xcvmem instructions #101

Closed MaryBennett closed 10 months ago

MaryBennett commented 11 months ago

Update instruction names to match documentation.

Corresponding GCC issue: https://github.com/openhwgroup/corev-gcc/issues/60

ARM-like Pre- cv.lw rd, (rs1, +/- imm/rs2)! Post- cv.lw rd, (rs1), +/-imm/rs2

pascalgouedo commented 11 months ago

Hi @MaryBennett There are no pre-incremented instructions right now, just the post ones.

pascalgouedo commented 11 months ago

For per-* ones, I think I made a mistake and to be really ARM-like, a comma should be added after register name in the parenthesis.

Pre-* cv.lw rd, (rs1, +/- imm/rs2)!

MaryBennett commented 10 months ago

Corresponding pull request has been merged