issues
search
openhwgroup
/
cv32e40p
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
https://docs.openhwgroup.org/projects/cv32e40p-user-manual/en/latest
Other
941
stars
412
forks
source link
Some User Manual updates.
#956
Closed
pascalgouedo
closed
6 months ago
pascalgouedo
commented
6 months ago
Issue #948 correction.
Refined 1 Hardware Loop constraint description.
Refined clipr/clipur note.