openhwgroup / cv32e40p

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
https://docs.openhwgroup.org/projects/cv32e40p-user-manual/en/latest
Other
941 stars 412 forks source link

Missing case default #959

Closed pascalgouedo closed 6 months ago

pascalgouedo commented 6 months ago

Issue Description

It is generally a good practice/coding rule to have a default for every case. Moreover missing default is reported as a hole by coverage tools and should be analysed and waived again and again.

In cv32e40p_load_store_unit.sv, this occurs 4 times on lines 123, 131, 143 and 156.

Component

Component:RTL

Steps to Reproduce

RTL code review

pascalgouedo commented 6 months ago

Corrected with PR #961