CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
966
stars
423
forks
source link
Added illegal instruction exception decoding on unused Imm6 bits for some SIMD instructions. #985
Closed
pascalgouedo closed 7 months ago
Plus few RTL code cleanup.