CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
966
stars
423
forks
source link
Setting correct mstatus fs write mask when csrw to frm and correcting cv.beqimm & cv.bneimm printing in log file #986
Closed
YoannPruvost closed 7 months ago