openhwgroup / cv32e40s

4 stage, in-order, secure RISC-V core based on the CV32E40P
https://docs.openhwgroup.org/projects/cv32e40s-user-manual/en/latest/
Other
129 stars 22 forks source link

Fix for issue #596 on cv32e40x. #452

Closed silabs-oysteink closed 1 year ago

silabs-oysteink commented 1 year ago

Converted unique case to regular case with default to avoid warning during simulation.

SEC clean.