search

openhwgroup / cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
https://docs.openhwgroup.org/projects/cva6-user-manual/
Other
2.14k stars 652 forks source link

Makefile : passing the tandem_enable value into UVM testbench #2287

Closed AyoubJalali closed 4 days ago

AyoubJalali commented 1 week ago

This a fix to actived the tandem mode only by export SPIKE_TANDEM=1, the param in the testbench has been changed but not in the Makefile

github-actions[bot] commented 6 days ago

:x: failed run, report available here.