Expose core state (user or machine mode) to top-level output ports

openhwgroup / cve2

The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.

https://docs.openhwgroup.org/projects/cve2-user-manual/en/latest/

Apache License 2.0

29 stars 25 forks source link

Expose core state (user or machine mode) to top-level output ports #211

Open DBees opened 7 months ago