CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
Other
272
stars
198
forks
source link
Fixed oversight in assertions on verilator causing nocache_rv64gc and nodcache_rv64gc to fail #1097