ophub / amlogic-s9xxx-armbian

Support for Armbian in Amlogic, Rockchip and Allwinner boxes. Support a311d, s922x, s905x3, s905x2, s912, s905d, s905x, s905w, s905, s905l, rk3588, rk3568, rk3399, rk3328, h6, etc.
GNU General Public License v2.0
5.89k stars 1.89k forks source link

Bricked boot on S905x3 #2550

Open costaluis opened 1 week ago

costaluis commented 1 week ago

Device Information

Armbian Version

Describe the bug

So, Ive been using the Armbian for my HTV 7 device adapting the dtb files. It all worked just fine when using the linux booting from a flash drive, but when I tried to install to eMMC through thearmbian-install` I've wrongly opted to use the mainline u-boot of a different device instead keeping the vender one.

Now my device doesn't boot anymore, and seeing the boot process by serial, I've got the following:

bl2_stage_init 0x01
bl2_stage_init 0x81
hw id: 0x0000 - pwm id 0xff
bl2_stage_init 0xff
bl2_stage_init 0x02

L0:00000000
L1:00000703
L2:00008067
L3:15000020
S1:00000000
B2:20282000
B1:a0f83180

TE: 120354

BL2 Built : 10:15:09, Sep  5 2019. g12a ga536e8b - luan.yuan@droid15-sz

Board ID = 12
Set cpu clk to 24M
Set clk81 to 24M
Use GP1_pll as DSU clk.
DSU clk: 1200 Mhz
CPU clk: 1200 MHz
Set clk81 to 166.6M
eMMC boot @ 0
sw8 s
sd/emmc cmd 8 arg 0x00000000 status 01ff3000
DDR driver_vesion: LPDDR4_PHY_V_0_1_11 build time: Sep  5 2019 10:15:06
board id: 12
Load FIP HDR from eMMC, src: 0x00010200, des: 0xfffd0000, size: 0x00004000, part: 0
fw parse done
Load ddrfw from eMMC, src: 0x00060200, des: 0xfffd0000, size: 0x0000c000, part: 0
Load ddrfw from eMMC, src: 0x00038200, des: 0xfffd0000, size: 0x00004000, part: 0
PIEI prepare done
Cfg max: 5, cur: 1. Board id: 255. Force loop cfg
DDR4 probe
ddr clk to 912MHz
Load ddrfw from eMMC, src: 0x00014200, des: 0xfffd0000, size: 0x0000c000, part: 0
Check phy result
INFO : End of initialization
INFO : End of read enable training
INFO : End of fine write leveling
INFO : STREAM 0x0049000 - 0x0000000 0x0000000 
INFO : STREAM 0x0402000 - 
INFO : ERROR : Training has failed!
1D training failed
Cfg max: 5, cur: 2. Board id: 255. Force loop cfg
DDR3 probe
Firmware does not exist!
Cfg max: 5, cur: 3. Board id: 255. Force loop cfg
LPDDR4 probe
ddr clk to 912MHz
Load ddrfw from eMMC, src: 0x0003c200, des: 0xfffd0000, size: 0x0000c000, part: 0
Check phy result
INFO : STREAM 0x00b0000 - 0x0000100 
INFO : STREAM 0x00a7000 - 0x0000001 
INFO : STREAM 0x0054000 - 0x0000000 0x0000000 0x0000000 
INFO : STREAM 0x0056000 - 0x0000000 0x0000000 0x0000100 0x0000000 0x0000000 0x0000072 
INFO : STREAM 0x005b000 - 0x0000000 0x0000003 0x0000009 0x0000003 0x0000000 
INFO : STREAM 0x00a1000 - 
INFO : STREAM 0x0402000 - 
INFO : ERROR : Training has failed!
1D training failed
Cfg max: 5, cur: 4. Board id: 255. Force loop cfg
LPDDR4 probe
ddr clk to 1392MHz
Load ddrfw from eMMC, src: 0x0003c200, des: 0xfffd0000, size: 0x0000c000, part: 0
Check phy result
INFO : STREAM 0x00b0000 - 0x0000100 
INFO : STREAM 0x00a7000 - 0x0000001 
INFO : STREAM 0x0054000 - 0x0000000 0x0000000 0x0000000 
INFO : STREAM 0x0056000 - 0x0000000 0x0000000 0x0000100 0x0000000 0x0000000 0x00000ae 
INFO : STREAM 0x005b000 - 0x0000000 0x0000005 0x000000a 0x0000003 0x0000000 
INFO : STREAM 0x00a1000 - 
INFO : STREAM 0x0402000 - 
INFO : ERROR : Training has failed!
1D training failed
Cfg max: 5, cur: 5. Board id: 255. Force loop cfg
LPDDR3 probe
ddr clk to 792MHz
Load ddrfw from eMMC, src: 0x0006c200, des: 0xfffd0000, size: 0x0000c000, part: 0
Check phy result
INFO : STREAM 0x00af000 - 0x0000100 
INFO : STREAM 0x0054000 - 0x0000000 0x0000000 0x0000000 
INFO : STREAM 0x0055000 - 0x0000000 0x0000000 0x0000100 0x0000000 0x0000000 0x0000063 
INFO : STREAM 0x005a000 - 0x0000000 0x0000004 0x0000001 0x0000000 0x0000000 
INFO : STREAM 0x00a1000 - 
INFO : STREAM 0x0402000 - 
INFO : ERROR : Training has failed!
1D training failed
All ddr config failed...
Reset...
boot times 0

This keeps on a infinite loop. Is there any way to fix the u-boot or try to reinstall another one?