os-fpga / Raptor

Raptor end-to-end FPGA Compiler and GUI
Other
43 stars 17 forks source link

Raptor crash case with Pin Planner #1867

Closed w0lek closed 1 week ago

w0lek commented 2 weeks ago

The problem was found during the experimenting, if Pin Planner pick up newly added port from HDL.

Steps to reproduce:

input a_; inside the module and2

was

module and2 (
  input a,
  input b,
  input clk,
  input reset,
  output reg c = 1'b0
);

become

module and2 (
  input a,
  input a_,
  input b,
  input clk,
  input reset,
  output reg c = 1'b0
);
ravikiranchollangi commented 2 weeks ago

@volodymyrkochyn FYI

volodymyrkochyn commented 2 weeks ago

I can reproduce this with just open and close Pin Planner steps

volodymyrkochyn commented 2 weeks ago

Fix here: https://github.com/os-fpga/FOEDAG/pull/1654

volodymyrkochyn commented 1 week ago

@w0lek This is done. Please verify the issue.