search

osresearch / pixel-wrangler

HDMI to whatever adapter
104 stars 2 forks source link

tmds shift register has too many phases for DDR #16

Closed osresearch closed 1 year ago

osresearch commented 1 year ago

There are only 5 clocks per pixels in DDR mode, not 10.

osresearch commented 1 year ago

This might explain the odd rendering artifacts and problems with vsync #6

osresearch commented 1 year ago

Definitely improves the rendering, doesn't help yet with resync.