Data acquisition of multiple AXI-S streams to a memory connected via AXI-MM (e.g. DDR memory) written in VHDL
5
stars
1
forks
source link
Adapt interrupt generation logic to solve problem with missing interr… #7
Closed
elmarschmid closed 3 months ago
This commit fixes the problem described in #6 . Resoves #6 .