search

poucotm / Verilog-Gadget

🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes with formatted incremental/decremental numbers, etc.
MIT License
38 stars 11 forks source link

some questions about verilog gadget #8

Closed hust-ccb closed 3 years ago

hust-ccb commented 3 years ago

Hello,Thanks for you Package. I want to know any way to turn off the emulation function like testench. Every time I open a ".v" file, a "work" folder is automatically generated,I do not want to generate this folder. Is there any solution？Thank you!

poucotm commented 3 years ago

It is weird. VG does NOT make work folder when opening a .v file.

hust-ccb commented 3 years ago

Sorry,my expression may be wrong.The "work" folder is used for modelsim simulation.I don’t want to be automatically generated every time.

poucotm commented 3 years ago

You mean when you run 'Simulation Template' of VG ? or when just opening a .v file ? Or When running modelsim script ? sorry, I don't get what situation you are saying.

hust-ccb commented 3 years ago

When I open a .v file, a "work" folder will be generated under the project folder,which contains “_info”, “_lib.qdb”, "_vmake" and so on. I know they are used for simulation.

poucotm commented 3 years ago

Sorry, I can not help you. VG does not make work folder by simply opening a .v file.

hust-ccb commented 3 years ago

Ok, thank you!