Closed WillGreen closed 1 year ago
Remove unused module and update memory init messages.
Change has been tested in Verilator simulation and in Vivado synth. No change to logic.
Remove unused module and update memory init messages.