AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
980
stars
245
forks
source link
include/axi: Add support for signal highlighter and add flat port instantiation macros #318
Closed
thommythomaso closed 11 months ago