Minor improvements to `axi_rand_master`

pulp-platform / axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

Other

980 stars 245 forks source link

Closed luca-valente closed 1 month ago