search

pulp-platform / axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Other
980 stars 245 forks source link

Allow custom XBAR latency configurations (e.g., vivado) #340

Closed micprog closed 1 month ago

micprog commented 1 month ago

Fixes #339