pulp-platform / common_cells

Common SystemVerilog components
Other
503 stars 144 forks source link

clk_mux_glitch_free: add support for clock output during reset assertion #184

Closed meggiman closed 1 year ago

meggiman commented 1 year ago

This PR give the clk_mux_glitch_free module the ability to propagate a selected clock even during reset assertion.