pulp-platform / common_cells

Common SystemVerilog components
Other
488 stars 138 forks source link

Fix width mismatch assignment issue #191 #192

Closed rsharanesh closed 8 months ago

rsharanesh commented 1 year ago

As mentioned in the issue, this would make the assignment more generic and compile clean with strict compile in few simulators.