pulp-platform / common_cells

Common SystemVerilog components
Other
488 stars 138 forks source link

unread: Assign do dummy net when synthesizing with vivado #193

Closed huettern closed 1 year ago

huettern commented 1 year ago

Synthesizing with Vivado results in the module unread being a black box and subsequent implementation fails.

This patch proposes to assign the input to a fake net to mitigate this error.