Closed CyrilKoe closed 1 year ago
The signal be_al and we_al being only one bit wide only the first byte of a word is written on FPGA. See fix proposed in PR https://github.com/pulp-platform/tech_cells_generic/pull/30
be_al
we_al
fixed in #30
The signal
be_al
andwe_al
being only one bit wide only the first byte of a word is written on FPGA. See fix proposed in PR https://github.com/pulp-platform/tech_cells_generic/pull/30