Closed ptpan closed 4 years ago
Merging #175 into master will increase coverage by
0.00%
. The diff coverage is100.00%
.
@@ Coverage Diff @@
## master #175 +/- ##
=======================================
Coverage 89.02% 89.02%
=======================================
Files 291 291
Lines 25416 25418 +2
=======================================
+ Hits 22627 22629 +2
Misses 2789 2789
Impacted Files | Coverage Δ | |
---|---|---|
...sses/backends/verilog/VerilogPlaceholderConfigs.py | 88.63% <ø> (ø) |
|
...backends/verilog/import_/VerilatorImportConfigs.py | 87.93% <100.00%> (+0.21%) |
:arrow_up: |
Continue to review full report at Codecov.
Legend - Click here to learn more
Δ = absolute <relative> (impact)
,ø = not affected
,? = missing data
Powered by Codecov. Last update 2e790d5...9fd89bc. Read the comment docs.
Verilog placeholder config
v_libs
allows you to specify a Verilog library to be Verilated together with the Verilog source file.