quartiq / bscan_spi_bitstreams

FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
MIT License
51 stars 20 forks source link

Add Spartan 7 (xc7s50) Bitstream. #3

Closed cr1901 closed 6 years ago

cr1901 commented 6 years ago

Verified using a blinky example on Arty-S7. It is now possible (with an appropriate custom config file) to program and flash Digilent's Arty-S7 board using OpenOCD.

Spartan 7 xc7s50has a slightly different pinout compared to existing 7-series FPGAs with the same package. I called it csg**a**324 as per Xilinx's naming (contrast to Artix 75T), but perhaps you may want to change this?

jordens commented 6 years ago

Thanks