Bug: negating inputs on logic gates

ra4king / CircuitSim

Basic Circuit Simulator

https://ra4king.github.io/CircuitSim

BSD 3-Clause "New" or "Revised" License

76 stars 28 forks source link

Bug: negating inputs on logic gates #37

Closed ashjtan closed 6 years ago

ashjtan commented 6 years ago

If I add an AND gate and change its number of inputs to anything greater than 3, it adds the options to negate the certain inputs. If I decrease the number of inputs, those negation options will stay despite those inputs not being there anymore. This is also the case for the OR gate, and likely the others.

ra4king commented 6 years ago

Fixed with 806002a69c454b41fe09b4f1070acbaa7afe261b, live in release 1.8.0