An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
BSD 3-Clause "New" or "Revised" License
65
stars
18
forks
source link
Fix divide by zero caused by 1-pin nets in LG (CUDA) #18
Closed
rachelselinar closed 1 year ago
@zhilix , please review and approve. Fix is extension of commit 06569af