Open raulgilabert opened 2 months ago
ADDR_DQ => controladores_IO
wr_data_VGA <= ADDR_DQ
per compilar a modelsim conv_integer => to_integer
ADDR_DQ => controladores_IO
wr_data_VGA <= ADDR_DQ