Add pre-verilog pass to uniquify instance names to prevent aliasing with module port names. #859

Open rdaly525 opened 4 years ago