Optimize verilog backend connection logic

[leonardt]

Saves 4ish seconds in the garnet compile time (13s compared to #943)

• Avoid calling getSortedConnections more than once
• Avoid looping over all instances when building the connection map