Open ZenithalHourlyRate opened 1 year ago
Look at item #25:
https://github.com/orgs/riscv-admin/projects/2/views/4
I believe it is blocked because of a Sail issue at the moment
On Fri, Apr 14, 2023 at 12:11 AM Hongren (Zenithal) Zheng < @.***> wrote:
Hi, I have opened a GSoC project for implementing Zc* RTL in rocket chip https://github.com/chipsalliance/ideas/blob/main/gsoc-2023-ideas.md#implement-zc-risc-v-isa-extension-in-rocket-chip, and there are already candidates for that.
I specifically asked the mentee to use arch-test to test their RTL, as this is the standard way and there are already some arch-test infra in rocket chip, with the expectation that there will be Zc* arch-test when the project starts.
I heard from @liweiwei90 https://github.com/liweiwei90 that there are already some WIP for Zc* in arch-test (did not know where the WIP branch is), so I open this issue to track the status.
Can an usable branch be present when the GSoC project starts? Or I need to plan to ask the mentee or someone else to implement these tests.
— Reply to this email directly, view it on GitHub https://github.com/riscv-non-isa/riscv-arch-test/issues/334, or unsubscribe https://github.com/notifications/unsubscribe-auth/AHPXVJQVK5CTN3YVHGMEA5DXBD2CDANCNFSM6AAAAAAW6BFEVU . You are receiving this because you are subscribed to this thread.Message ID: @.***>
Hi, I have opened a GSoC project for implementing Zc* RTL in rocket chip, and there are already candidates for that.
I specifically asked the mentee to use arch-test to test their RTL, as this is the standard way and there are already some arch-test infra in rocket chip, with the expectation that there will be Zc* arch-test when the project starts.
I heard from @liweiwei90 that there are already some WIP for Zc* in arch-test (did not know where the WIP branch is), so I open this issue to track the status.
Can an usable branch be present when the GSoC project starts? Or I need to plan to ask the mentee or someone else to implement these tests.