riscv-non-isa / riscv-external-debug-security

The RISC-V External Debug Security Specification
https://jira.riscv.org/browse/RVG-136
Creative Commons Attribution 4.0 International
18 stars 2 forks source link

- Align the CSR knob for submachine mode with smmtt spec #17

Closed AoteJin closed 7 months ago