riscv-non-isa / riscv-iommu

RISC-V IOMMU Specification
https://jira.riscv.org/browse/RVG-55
Creative Commons Attribution 4.0 International
85 stars 17 forks source link

Should the hpm counter still count when a fault is checked? #320

Closed wangyongzhen0322 closed 4 months ago

wangyongzhen0322 commented 4 months ago

For example, if a fault occurs while locating the DC, whether the register that counts the Walks in the Device Directory should be counted. If the IOMMU receives an ATS Translation request when ddtp.iommu_mode==Bare, whether the register that counts ATS Translation requests should be counted.

ved-rivos commented 4 months ago

The performance monitoring counter that counts walks in device directory would increment by one on each read from the device directory table. When the mode is Bare, there are no reads from the device directory table and the counter will not count. A counter that counts ATS translation requests will count by one on each such request irrespective of whether the request leads to a failure. Effective, the counters count events that they are programmed to count.

wangyongzhen0322 commented 4 months ago

I got it. Thanks for your explanation